



BENHA UNIVERSITY
FACULTY OF ENGINEERING AT SHOUBRA

ECE-322

Electronic Circuits (B)

Lecture #11

Programming the Spartan-3E
FPGA Board

Instructor:

Dr. Ahmad El-Banna



SPRING 2015

© Ahmad El-Banna

Agenda



Why Spartan-3E ?

Step by Step Example

Why Spartan-3E ?


- Simply, it is available in our lab 😊
- Technically,
 - It's one of 5 platforms each delivering a unique cost-optimized balance of programmable logic, connectivity, and dedicated hard IP for your low-cost applications.
 - It is used for Logic Optimized applications.
 - For applications where logic densities matter more than I/O count Ideal for logic integration, DSP co-processing and embedded control, requiring significant processing and narrow or few interfaces

Lecture Reference

- We will follow the presentation talks about:

“How to program the FPGA SPARTAN-3E Board”

- By anonymous.
- Found at:
 - <http://web.ewu.edu/groups/technology/Claudio/ee360/Protected/PresentationFPGA.pdf>



LITEX
micron
ST
TEXAS INSTRUMENTS

Platform Flash

XILINX
www.xilinx.com

SPARTAN-3E

DIGILENT
www.digilentinc.com

Intel
Flash
Memory

SMSC

Hello
Spartan-3E

HALO

XXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXX



XXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXX



FPGA

- To have a project ready to program the Spartan 3E FPGA, it was necessary to take a few preliminary steps. First, a project needed to be created in Xilinx. The project was named tail_light.
- the board has a 50MHz oscillator (see reference manual); therefore, the clock signal is so fast that the human eye is unable to see the sequence of the flashing lights. As a result, we had to add an additional file called counter.vhd, which will slow the incoming clock down.
- In order for these two files to work together, we had to write the top_level.vhd file

Spartan-3E Configuration Mode Jumper Settings

- Configuration Mode - JTAG
- Download from host via USB JTAG port





TEXAS INSTRUMENTS

Micron

STMicroelectronics

CoolRunner-II

Platform Flash

XILINX
www.xilinx.com

DIGILENT®
www.digilentinc.com
Copyright 2006

SPARTAN-3E

FPGA CLOCK INPUTS


- **Clock Input FPGA Pin Global Buffer Associated DCM**
- CLK_50MHZ **C9** GCLK10 DCM_X0Y1
- CLK_AUX B8 GCLK8 DCM_X0Y1
- CLK_SMA A10 GCLK7 DCM_X1Y1


Platform Flash

On-Board 50 MHz Oscillator
CLK_50MHz: (C9)

XILINX
www.xilinx.com

SPARTAN-3E





Double click on the highlighted icon shown below. This will open the Xilinx Project Navigator window.

Sources

Sources for: Synthesis/Impl

- tail_light
- xa2c...

Sources Snapshots


Processes

Processes:

- Add Existing Source
- Create New Source
- Design Utilities




Create a new workspace by clicking File -- New Project. The New Project will be called tail_light.




Transcript


Console Errors Warnings Find in Files




After the New Project was created, it is time to prepare the Project Properties. Double click on highlighted icon.



It will open a new window called Project Properties.






Property Name	Value
Product Category	General Purpose
Family	Spartan2
Device	Spartan2
Package	Spartan2E
Speed	Spartan3E
Top-Level Source Type	Virtex
Synthesis Tool	Virtex2
Simulator	Virtex2P
Enable Enhanced Design Summary	<input checked="" type="checkbox"/>
Enable Message Filtering	<input type="checkbox"/>
Display Incremental Messages	<input type="checkbox"/>



Select the Spartan-3E from the drop down menu.



Project Properties

Property Name	Value
Product Category	General Purpose
Family	Spartan3E
Device	XC3S100E
Package	XC3S100E
Speed	XC3S250E
	XC3S500E
	XC3S1200E
	XC3S1600E
Top-Level Source Type	XC3S1600E
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISE Simulator (VHDL/Verilog)
Enable Enhanced Design Summary	<input checked="" type="checkbox"/>
Enable Message Filtering	<input type="checkbox"/>
Display Incremental Messages	<input type="checkbox"/>

OK Cancel Default Help




**For the Device
select (XC3S350E)**


Transcript

Console Errors Warnings Find in Files


CAPS NUM SCRL 8:19 PM



Property Name	Value
Product Category	General Purpose
Family	Spartan3E
Device	XC3S500E
Package	CP132
Speed	CP132 FT256 FG320 PQ208
Top-Level Source Type	PQ208
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISE Simulator (VHDL/Verilog)
Enable Enhanced Design Summary	<input checked="" type="checkbox"/>
Enable Message Filtering	<input type="checkbox"/>
Display Incremental Messages	<input type="checkbox"/>





**For the Package
select (FG320)**




Property Name	Value
Product Category	General Purpose
Family	Spartan3E
Device	XC3S500E
Package	FG320
Speed	-5
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISE Simulator (VHDL/Verilog)
Enable Enhanced Design Summary	<input checked="" type="checkbox"/>
Enable Message Filtering	<input type="checkbox"/>
Display Incremental Messages	<input type="checkbox"/>

For the Speed use the default -5.







As you can see, the Device changed to xc3s350; otherwise, the user will not be able to assign pins.



Double click on Add Existing Source



It will open the Add Existing Sources Window. Select the file “counter” and then click OPEN. This procedure should also be performed for the tail_light file and for the top_level file.



Sources

Sources for: Synthesis/Implementat...

- xc3s500e-5lg320
 - top_level - struct [././
 - init_counter - counte
 - inst_tal_light - tal_lig

Sources Snapshots

Processes

Processes:

- Add Existing Source
- Create New Source
- View Design Summary
- Design Utilities
- User Constraints
- Synthesize - XST
- Implement Design
- Generate Programming File
- Update Bitstreams with Process

Processes

Adding Source Files...

The following allows you to see the status of the source files being added to the project, and allows you to specify the Design View association for sources which are successfully added to the project.

Design Unit	Association
<input checked="" type="checkbox"/> counter.vhd	
<input checked="" type="checkbox"/> counter.tl	Synthesis/Imp + Simulation

OK Cancel Help

Transcript
Started : "Launching Design Summary".

Console Errors Warnings Find in Files




Sources

Sources for: Synthesis/Implementation

- tail_light
- wc3e500e-9lg320
 - top_level - struct [./././././././toplevel
 - inst_counter - counter - rtl [././././
 - inst_tail_light - tail_light - rtl [././././

Sources Snapshots Lib



As you can see we added these three files

Processes

Processes:


- Add Existing Source
- Create New Source
- View Design Summary
- Design Utilities
- User Constraints
- Synthesize -XST
- Implement Design
- Generate Programming File
- Update Bitstream with Processor Data

Processes

Transcript

Started : "Launching Design Summary".


Console Errors Warnings Find in Files



The Processes of Source window shows the different process that can be done to the selected code. Here the user can compile the source code, generate synthesis reports, generate a file for download into the FPGA, and download a file to an FPGA.


Expand the **User Constraints** in the **Processes for Source** window and double click **Assign Package Pins**. This is where you tell Xilinx which pins on the Spartan-3E will be used.

NOTE
With ISE Web pack 10.1 is called **Floor Plan I/O - Presynthesis**




Double click on ~~Assign Package Pins~~

Floorplan I/O -
Presynthesis
(with ISE WebPack 10.1)




Four Slide Switches



Pin assignments

- NET "SW<0>" LOC = "L13" | IOSTANDARD = LVTTTL | PULLUP ;
- NET "SW<1>" LOC = "L14" | IOSTANDARD = LVTTTL | PULLUP ;
- NET "SW<2>" LOC = "H18" | IOSTANDARD = LVTTTL | PULLUP ;
- NET "SW<3>" LOC = "N17" | IOSTANDARD = LVTTTL | PULLUP ;




Xilinx ISE - Settings Jerry\Desktop\Xilinx ISE - Settings Jerry\Desktop\tail_light1_top_level.ucf

File Edit View IOBs Areas Tools Window Help

Design Browser

- I/O Pins
- Global Logic
- Logic

Device Architecture for xc3s500e-5-fg320



Design Object List - I/O Pins


I/O Name	I/O Direction	Loc	Bank	I/O Std.
clkdiv	Input	C9	BANK	
lights<0>	Output	F12	BANK	
lights<1>	Output	E12	BANK	
lights<2>	Output	E11	BANK	
lights<3>	Output	F11	BANK	
lights<4>	Output	C11	BANK	
lights<5>	Output	D11	BANK	
L_r_haz<0>	Output	E9	BANK	
L_r_haz<1>	Output	L13	BANK	
L_r_haz<2>	Output	L14	BANK	
rst	Output	H18	BANK	
	Output	N17	BANK	

Package View Architecture View

Started: *Assign Pack


Console Errors Warnings Find in Files


Eight Discrete LEDs




UCF Constraints for Eight Discrete LEDs

- NET "LED<7>" LOC = "F9" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
- NET "LED<6>" LOC = "E9" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
- NET "LED<5>" LOC = "D11" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
- NET "LED<4>" LOC = "C11" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
- NET "LED<3>" LOC = "F11" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
- NET "LED<2>" LOC = "E11" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
- NET "LED<1>" LOC = "E12" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
- NET "LED<0>" LOC = "F12" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;







This action will create a .ucf file for the top_level-struct file and will contain the pin assignments for the Spartan-3E.



Make sure that **top_level-struct** is selected in the **Sources** window.


In the **Processes** window, expand the **Synthesize-XST** process and then double click it. This action will check the syntax of the source code for top_level-struct and convert the source code into a netlist of gates. A synthesis report will also be produced. When the synthesis is finished, green check marks should be displayed just like in the next slide indicating that top_level-struct has compiled successfully.






```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4
5 entity top_level is
6     port(
7         i_r_haz : in std_logic_vector(2 downto 0);
8         clk      : in std_logic;
9         rst      : in std_logic;
10        lights   : out std_logic_vector(5 downto 0);
11        clkdiv   : out std_logic
12    );
13 end top_level;
14
15 architecture struct of top_level is
16     component counter
17     port (clk, rst : in std_logic;
18          countOut : out std_logic
19    );
20 end component;
21
22     clk      : in std_logic;
23     rst      : in std_logic;
24     lights   : out std_logic_vector(5 downto 0)
25 );
26 end component;
27
28 --signal declaration
29
30 signal countOut : std_logic;
```


Expand the **Implement Design** process and double click on it. This is where the netlist is translated, mapped, placed and routed for the logic circuits of the Spartan-3E FPGA.



```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4
5 entity top_level is
6     port( i_r_haz :in std_logic_vector(2 downto 0);
7           clk      :in std_logic;
8           rst      :in std_logic;
9           lights   :out std_logic_vector(5 downto 0);
10          clkdiv   :out std_logic
11        );
12 end top_level;
13
14 architecture struct of top_level is
15     component counter
16     port (clk, rst : in std_logic;
17          countOut : out std_logic
18        );
19     end component;
20
21
22
23     clk      : in std_logic;
24     rst      : in std_logic;
25     lights   : out std_logic_vector(5 downto 0)
26   );
27 end component;
28 --signal declaration
29
30 signal countOut : std_logic;
```

After this process has been run, green check marks should be displayed






```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4
5 entity top_level is
6     port(
7         i_r_haz : in std_logic_vector(2 downto 0);
8         clk      : in std_logic;
9         rst      : in std_logic;
10        lights   : out std_logic_vector(5 downto 0);
11        clkdiv   : out std_logic
12    );
13 end top_level;
14
15 architecture struct of top_level is
16     component counter
17     port (clk, rst : in std_logic;
18          countOut : out std_logic
19     );
20 end component;
21
22 component tail_light
23     port ( i_r_haz : in std_logic_vector(2 downto 0);
24          lights : out std_logic_vector(5 downto 0)
25     );
26 end component;
27
28 --signal declaration
29
30 signal countOut : std_logic;
```

This process creates a bit file that is used to program the Spartan-3E chip. Again, after this process is finished, green check marks should be shown.

FPGA

- Now you are ready to program the Spartan-3E chip. Plug-in the USB cable to the computer. Connect the FPGA Spartan-3E board to power **FIRST**, then connect the USB cable to the board. This order must be followed for the Spartan-3E chip to be programmed properly.






POWER is ON








The system will automatically install the driver. If the driver is installed correctly, the green light should be displayed





IMPACT - Welcome to IMPACT


Please select an action from the list below

- Configure devices using Boundary-Scan (JTAG)
Automatically connect to a cable and identify Boundary-Scan chain
- Prepare a PROM File
- Prepare a System ACE File
- Prepare a Boundary-Scan File
SVF
- Configure devices
using Slave Serial mode

< Back Finish Cancel

You will be asked how you want the device configured. Select **Boundary Scan Mode** and click Finish.

Process "Configure Device (iMPACT)" completed successfully



This will establish the connection to download through the cable.

Progress Dialog [71%]


Connection to download cable...

71%

Cancel

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
Driver windrvr6.sys version = 7.0.0.0.Cable connection failed.

Process "Configure Device (iMPACT)" completed successfully



Assign New Configuration File

Look in: C:/

File name: _____

File type: All Design Files (*.bit *.rpt *.nky *.isc *.bed)

Buttons: Open, Cancel, Cancel All, Bypass

Error

Could not read directory
C:\Documents and Settings\Jerry\Desktop\tail_light1\Settings\Jerry\Desktop\tail_light1

Button: OK

Identify Succeeded

IMPACT Process Operations

Boundary Scan


```
24
25
26
27 * PROGRESS_END - End Operation.
28   Elapsed time = 2 sec.
29   // *** BATCH CMD : identifyNPM
30
```


Transcript: Output, Error, Warning

Configuration Platform Cable USB 6 MHz usb-hs

Process "Configure Device (iMPACT)" completed successfully

Console Errors Warnings Find in Files







Warning
WARNING:IMPACT:2257 - Startup Clock has been changed to 'jtagclk' in the bitstream stored in memory, but the original bitstream file remains unchanged.
OK

Should a warning appear declaring that the Startup Clock has been changed to the jtagclk, disregard the warning and click **OK**

```
// *** BATCH CMD : assignFile -p 1 -file "C:/Documents and Settings/Jerry/Desktop/tail_light1/top_level...  
'1': Loading file 'C:/Documents and Settings/Jerry/Desktop/tail_light1/top_level...  
done.
```

Process "Configure Device (IMPACT)" completed successfully








Right click on the depiction of the Spartan-3E chip and select **Program**

Process "Configure Device (iMPACT)" completed successfully

Console Errors Warnings Find in Files







If the download was successful, the message "Program Succeeded" will be displayed.

Program Succeeded

Process "Configure Device (iMPACT)" completed successfully

'1': Programmed successfully.
PROGRESS_END - End Operation.
Elapsed time = 1 sec.

Intel®
Flash
Memory



PB200-087

REV B1

- LD7 (F10)
- LD6 (F10)
- LD5 (F11)
- LD4 (F11)
- LD3 (F11)
- LD2 (F11)
- LD1 (F12)
- LD0 (F12)

- LD08 (F12)
- LD09 (F12)
- LD10 (F12)
- LD11 (F12)
- LD12 (F12)

PL10MS (L1M5)ZMS (L1M5)



- I09 (C0)
- I010 (C0)
- I011 (C0)
- I012 (C0)
- GND
- UCC

- I01 (C0)
- I02 (A4)
- I03 (D8)
- I04 (C8)
- GND
- UCC

J4

J1

J2

- I05 (C0)
- I06 (C0)
- I07 (C0)
- GND
- UCC

J3



FPGA Demo



Intel®
Flash
Memory



PB200-087

REV B1

- LD7 (F10)
- LD6 (F10)
- LD5 (F11)
- LD4 (F11)
- LD3 (F11)
- LD2 (F11)
- LD1 (F12)
- LD0 (F12)

- LD7 (F10)
- LD6 (F10)
- LD5 (F11)
- LD4 (F11)
- LD3 (F11)
- LD2 (F11)
- LD1 (F12)
- LD0 (F12)

PL10MS (L1M5)ZMS (L1M5)



- I09 (C04)
- I010 (C04)
- I011 (C04)
- I012 (C04)
- GND
- UCC

- I01 (C04)
- I02 (A4)
- I03 (D8)
- I04 (C8)
- GND
- UCC

J4

J1

J2

- I05 (C05)
- I06 (C05)
- I07 (C05)
- GND
- UCC

J3



- For more details, refer to:
 - **Computer Aided Design of Electronics** *course lecture notes*.
 - **The VHDL Cookbook**, *Peter J. Ashenden, 1st edition, 1990*.
- The lecture is available online at:
 - <http://bu.edu.eg/staff/ahmad.elbanna-courses/12135>
- For inquiries, send to:
 - ahmad.elbanna@feng.bu.edu.eg